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Disclosed is a multisection computer, wherein operat- 
ing power is supplied intermittently to each of the several 
sections. Data are transferred between sections by simul- 
taneously supplying power for a relatively short time 
duration to the sections involved in the data transfer. 
Power is switched to the sections by the emitter-collector 
path of a transistor that remains ON after a control 
waveform has terminated. Steel leading and trailing edges 
of the control waveform are converted to sloping edges 
of the switched power waveform by connecting a capac- 
itor in shunt with the base collector electrodes of the 
switching transistor. The switching transistor stays in a 
conducting state after the control voltage waveform has 
terminated with a capacitor and idode circuitry in the 
base circuit of a control transistor for the switching 
transistor. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any royal- 
ties thereon or therefor. 
The present invention relates generally to data proc- 
essing equipment and more particularly to a data processor 
including a plurality of separate sections intermittently 
supplied with power, whereby data are transferred be- 
tween sections by supplying power to the sections for 
relatively short time intervals. 
In many applications, e.g. outer space systems, it is 
required for relatively complex data processing equipment 
to consume minimum amounts of power. In addition, the 
amount of circuitry employed must be kept at an ex- 
tremely low level to minimize the space and weight re- 
quirements of a package, such as an earth orbiting 
satellite, 
While integrated circuits have solved the problems in- 
cident with space requirements, to a great extent these 
circuits have increased equipment power requirements. 
For example, a specific integrated circuit flip-flop con- 
sumes 3 milliwatts of power while a similar discrete 
component transistor flip-A op requires only 500 micro- 
watts of power, a difference in power requirements of 
approximately an order of magnitude. Hence, integrated 
circuits have reduced the size and weight of electronic 
components but have necessitated the use of larger power 
supplies than discrete components, whereby the size and 
weight advantages of integrated circuits have not neces- 
sarily been realized in large scale circuitry such as data 
processors. 
In outer space applications, therefore, the size and 
weight of batteries and solar cells must be increased to  
power complex integrated circuit systems so that the 
saving in weight and space attributed to the integrated 
circuit package may be more than offset. 
According to the present invention, these disadvantages 
in the prior art are overcome by providing a data proc- 
essor including a plurality of sections, each intermittently 
data between each other are simultaneously supplied with 
power for a relatively short time duration, whereby data 
are transfererd from one section to another only during 
the time interval when both sections are supplied with 
power. , 
To assure accurate and positive activation of sections 
having flip-flops, at  the beginning of each operation of 
a particular section, a reset pulse is applied to  each of 
the flip-flops in the sectian simultaneously with the appli- 
cation of power to that section. The reset pulse has a 
lo duration less than the simultaneous activation interval 
of two sections, whereby coupling of zero and finite volt- 
ages to a section receiving power is accomplished, with- 
out the general prior art requirement of gates between 
16 adjacent data processor sections. Hence, the present in- 
vention reduces the power requirements of a data 
processor because the several sections of the processor 
are not continuously supplied with energization power, 
while reducing circuit requirements through the elimina- 
2o tion of data transfer gates. Eliminating data transfer 
gates further reduces the power requirements of the equip- 
ment in many cases, because such gates frequently include 
active elements. 
A problem incident with intermittently supplying power 
25 to sections of a digital data processor concerns the.&an- 
sients produced by rapidly applying or removing power. 
Proper operation cannot be obtained until these transients 
die out. To obviate this problem, a feature of the present 
invention is that the steep leading and trailing edges of 
30 the switched power waveform are modified so that they 
have a significant slope. The slope of the switched power 
is chosen to minimize transient disturbances. 
A further aspect of the invention concerns the specific 
circuitry utilized for intermittently coupling power from 
35 a D.C. source to the power input terminals of the sepa- 
rate computer sections. To this end, the power supply is 
connected to the computer sections through a plurality 
of switching networks, each including the emitter-collector 
path of a switching transistor. The switching transistor 
40 is selectively gated into cut off and saturation in response 
to a control voltage having steep leading and trailing 
edges. 
The control voltage is applied to  a control transistor, 
having its emitter-collector path connected to the base 
of the switching transistor. The trailing edge of the con- 
trol voltage is delayed by a diode capacitor network 
connected in the base circuit of the control transistor. 
Thereby, the switching transistor for one section remains 
activated while the switching transistor of another section 
50 is energized by the leading edge of the control voltage 
that occurs simultaneously with the trailing edge of h e  
control voltage applied to the first section being con- 
sidered. 
The steep leading and trailing edges of the control valt- 
55 age waveform, as derived at the collector of the control 
transistor, are converted in the power supplied to the 
different sections into sloping waveforms by connecting 
a capacitor between the base and collector electrodes 
of the switching transistor. The reset voltage pulse, de- 
6o rived concurrently with the leading edge of the power 
supplied to each section, is generated by connecting a 
transistor to the capacitor connected between the switch- 
ing transistor base and the collector electrodes; whereby 
the amplifying transistor is forward biased only in re- ‘’ sponse to the transient current flowing through the ca- 
pacitor in response to the leading edge of the control 
voltage. Thereby, a single, relatively simple circuit pro- 
vides switching power having sloping leading and trailing 
edges to the computer sections, while feeding reset pulses 
to the section and delaying the turn off time of the sec- 
tion beyond the trailing edge of the control voltage. lesponsive to a D.C. power supply. Sections coupling 
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It is, accordingly, an object of the present invention 12 are represented by the derivation of zero and positive, 
to provide a new and improved data processor including finite voltages on output leads 14. 
a plurality of sections that are only intermittently supplied The voltages on leads 14 are applied to computer sec- 
with power. tion or buffer memory 13. Buffer memory 13 is activated 
It is another object of the present invention to provide substantially simultaneously with the completion of the 
a new and improved data processor requiring smaller 5 selected operating time interval of counter 12 while 
amounts of power and fewer components than prior art counter section 12 is deactivated, i.e., has input power 
data processors because power is only intermittently sup- removed from it, a short period after the selected time 
plied to all active components. interval has elapsed. To these ends, power is selectively 
An additional object of the present invention is to pro- applied from the D.C. positive voltage source connected 
vide a new and improved multisection data processor 10 to terminal 14 through power switches 14 and 18 to the 
wherein data transfer between sections is accomplished excitation or input terminals 19 and 20 of counter 12 
without gates. and memory 13, respectively. 
Still another object of the present invention is to pro- Substantially simultaneously with the application of 
vide a new and improved multisection data processor power by switches 17 and 18 to terminals 19 and 20, reset 
wherein data are switched between sections in response 15 control pulses are applied to counter 12 and memory 63 
to feeding power intermittently to the sections. by power switches 17 and 18 via leads 22 and 23, re- 
Still another object of the present invention is to pro- spectively. The reset pulses on leads 22 and 23 supply 
vide a new and improved circuit for deriving a reset pulse pulses to counter 12 and buffer memory 13 to invariably 
substantially simultaneously with the application of power return the counter and memory flip-flops to the same ini- 
through a switch to a data processing section. 2* tial condition if no input signal is applied to the data 
Yet another object of the present invention is to pro- processor sections. Thereby, all of the flip-flop stages of 
vide a new and improved circuit for maintaining a power counter 12 are invariably returned to the zero state with 
switch $ an activated condition subsequent to the ter- the application of power to the counter; those flip-flops 
minatian of a control signal. in memory 13 that have zero voltages fed thereto when 
Still another object of the present invention is to pro- 25 the memory is supplied with power are positively driven 
vide a hew and improved multisection computer wherein to a zero state. 
power is intermittently fed to the several sections of the Control of power switches 17 and 18 is in response to 
computer and the problems of transients in coupling power out of phase signals derived from complementary stages 
to the sections are obviated. 24 and 25 of flip-flop 26. Flip-flop 26 is driven in re- 
Still another object of the present invention is to pro- 30 sponse to control pulses applied thereto on lead 27, 
vide a new and improved circuit for converting the steep whereby a positive voltage is always derived from stage 
leading and trailing edges of a control voltage to a power 24 while a zero voltage is derived from stage 25, and 
waveform having tapering leading and trailing edges. vice versa. Power switches 17 and IS respond to the out 
The above and still further objects, features and ad- of phase rectangular waves applied thereto so that the 
vantages of the present invention will become apparent leading edge of power applied by each of the switches 
upon consideration of the following detailed description to its corresponding data processor section occurs simul- 
of one specific embodiment thereof, especially when taken taneously with the application of a positive going leading 
in conjunction with the accompanying drawings, wherein: edge from flip-flop 26 to the respective power switch. 
FIG. 1 is a block diagram illustrating the principles Power is fed from terminal 14 through power switches 
of the present invention; 40 17 and 18 to power input terminals 19 and 20 of data 
FIG. 2 is a circuit diagram illustrating exemplary cir- processor sections 12 and 13 throughout the interval 
cuits utilized in the system of FIG. 1; when a positive voltage is applied to the particular power 
FIG. 3 is a circuit diagram of a preferred embodiment switch from flip-flop 26. In  addition, power remains 
of the power switch illustrated in FIG. 1; and coupled through switches 17 and 18 from terminal 16 to 
FIGS. 4A-4G are an illustration of a plurality of wave- 45 both input terminals p9 and 20 for a short period sub- 
forms derived with the circuitry of FIGS. 1-3. sequent to the trailing edge of the control voltage applied 
Reference is now made specifically to FIG. 1 of the to the particular power switch. During this period of 
drawings, wherein data processor 11 is illustrated as com- simultaneous activation of sections 12 and 13, data are 
prising cascaded sections 12 and 13, connected together transferred from counter 12 to buffer memory 13 via 
by a plurality of leads 14. Data processing section 12 is 5o leads 14. m e  data transfer between sections 12 and 13 
responsive to a data source, such as serial binary source is accomplished without the need for space and power 
15. In the specifically described and illustrated embodi- consuming gates between the two sections. 
ment of the invention, computer section 42 is a multi- To provide a more specific description of the system 
stage, multi-output counter, including a Plurality of cas- illustrated by FIG. 1, reference is made to FIG. 2 of the 
caded flip-flop stages, while data processor section 13 is 55 drawings. In FIG. 2, counter 12 is illustrated as specifi- 
a buffer memory comprising a Plurality Of independent cally including the first two stages 31 and 32 of bistable 
flip-flops, each responsive to a separate one of the out- flip-flop8 cascaded together. Stage 31 is directly responsive 
puts of section 12. While data processor 81 is described to binary data Source 15, while the signal input terminal 
specifically as comprising counter and buffer memory of stage 32 is coupled to the output terminal 33 of stage 
stages 12 and 13, respectively, it is to be understood that go 3%. Voltages derived at the output terminals 33 and 34 
the data Processor may comprise any suitable equipment of stages 31 and 32, respectively, are coupled to output 
wherein data are transferred simultaneously from one leads 14 of counter 1% and supply input signals to flip- 
section to another, and only one section is operating at  flops 36 and 37, respectively, of buffer memory 13. 
a time. In addition, data source I§ can be of the parallel, Power is selectively supplied to all of the transistors 
rather than serial, type, in which case computer section 65 within counter 12 from power input terminal 16 by power 
12 includes a plurality of inputs simultaneously responsive switch 87 and terminal 19, while selective coupling of 
to a like number of binary data sources. power to each of the transistors in buffer memory 13 is 
In the specifically considered data processor, computer from terminal 16 via the connection through power switch 
section 12 is activated for a selected time interval to 70 18 to terminal 20. 
respond to pulses from binary source 15, whereby at  the Reset pulses are applied to the input terminals of flip- 
termination of the time interval, certain of the flip-flops flops 31 and 32 of counter 12 substantially simultaneously 
in counter 12 have binary zero outputs while others have with the application of power to terminal 19. Each reset 
binary one outputs. The binary zero and one output volt- pulse subsists for a relatively short time compared to the 
ages of the several flip-flop stages included within counter 75 period of power application to terminal 69. In a similar 
terminal 20 of the buffer memory-13. The positive reset 
pulses applied to terminal 22 drive the left hand transis- 
tors of flip-flops 31 and 32 into a conducting, saturated 
state while power is being supplied to terminal 19. There- 
by, the transistors on the left side of flip-flops 31 and 
32 are rendered conducting, to the exclusion of the tran- 
sistors on the right side, and all of the stages in counter 
12 are driven to a zero state prior to the commencement 
of a counting operation. 
Counting of pulses from source 15 begins after the 
left transistors of flip-flops 31 and 32 have been driven 
to a conducting state and the transistors in counter 
are supplied with power and continues throughout the 
interval defined by a positive output voltage from the 
flip-flop stage 24, FIG. 1. af ter  flip-flop stage 24 reverts 
to a zero output voltage, in response to a control signal 
on lead 27, signals in the counter flip-flops are coupled 
to buffer memory 13. The states of flip-flops 31 and 32, 
at terminals 33 and 34, are coupled via leads 14 to the 
input terminals of flip-flops 36 and 37 of buffer memory 
313 in the interval immediately after flip-flop 26, FIG. 1, 
is switched. Such coupling occurs because power is sup- 
plied to power input terminals 19 and 20 of both counter 
12 and buffer memory 13 for a short time after flip-flop 
26 is activated. 
Each of the flip-flops 36 and 37 in buffer memory 13 
is invariably maintained in the same state during the 
initial portion of the interval when both sections 12 and 
13 are energized by virtue of the reset pulse applied to 
terminal 23. The reset pulse applied to terminal 23 ener- 
gizes the transistors on the right side of flip-flops 36 and 
37 into the conducting state, whereby the transistors on 
the left side are driven to cut off. The reset pulse at ter- 
minal 23, however, subsists for a relatively short time 
interval compared to the period of simultaneous activa- 
tion of sections 12 and 13, whereby a positive voltage 
on lead 14 drives the transistor on the left side of flip- 
flops 36 and 37 into a conducting state. If, however, the 
voltage on lead 14 is at  a zero level, the reset pulse on 
lead 23 has definitely established a binary zero state in 
flip-flops 36 and 39. Thus, the flip-flop stages accurately 
store an indication of the states of counter flip-flops 31 
and 32. 
As shown by way of example in FIG. 2, buffer memory 
13 is connected in a shift register configuration. Thus, 
during the interval when the counter 12 is deenergized 
and buffer memory 13 is energized the accumulated count 
which has been transferred from counter 12 to buffer 
memory 13 may be read out of buffer memory 13 at the 
serial output terminals 28 in response to shift clock 
pulses applied to buffer memory 13 at terminal 29. Other 
serial data may be simultaneously inserted in (buffer 
memory 13 at the serial input terminals 27. 
Reference is now made to FIG. 3 of the drawings, 
wherein there is illustrated a circuit diagram of a pre- 
ferred form of each of power switches 19 and 18. For 
purposes of illustration in a specific manner, it is assumed 
that the circuit of FIG. 3 is power switch 17 for switching 
the positive voltage at terminal 16 to power input ter- 
minal 19 of counter section 12 and for deriving reset 
pulses on lead 22. Of course, the circuitry of power switch 
18, coupled to terminal 22 and reset lead 23, is identical 
with the circuit illustrated in FIG. 3. 
The voltage at D.C. power supply terminal 16 is selec- 
tively coupled through the emitter collector path of PNP 
transistor 41. Conduction through the emitter collector 
path of power handling transistor 41 is selectively respon- 
sive to the conduction path established through the emit- 
ter collector path of NPN transistor 42, connected in 
the common emitter mode. The base of the latter tran- 
sistor is response to the positive rectangular voltage de- 
rived from stage 24 of flip-flop 26 via the series connec- 
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manner, flip-flops 36 and 39 are supplied with short 
duration reset pulses from terminal 23 substantially 
simultaneously with the initial application of power to 
tion of resistor 43 and the forward bias path of diode 44. 
During the interval when the output voltage of stage 
24 is positive, the base emitter junction of transistor 42 
is forward biased to saturation, whereby current flows 
from terminal 16 through the base emiiter junction of 
transistor 41, resistor 45 and the emitter collector path of 
transistor 42 to ground. SuBicient current flows from the 
base of transistor 4 while transistor 42 is forward biased 
to drive the power handling transistor into a heavily con- 
ducting saturated state, whereby an impedance on the 
order of 1 ohm subsists between the emitter and collector 
of the power handling transistor. 
During the interval when the emitter base junction of 
transistor 42 is back-biased, in response to a zero voltage 
15 being derived from stage 24 of flip-flop 26 only leakage 
current flows to the emitter collector path of the control 
transistor. The leakage current is supplied from terminal 
16 through resistor 46, whereby virtually no current is 
drawn from the base of transistor 41 and the power 
20 handling transistor is driven to cut off. During cut off, in- 
s supplied by transistor 41  to the power 
of counter 12 to energize any of the 
ounter circuit. During the interval when 
transistor 41 is cut off, dissipation of power within the 
25 transistor stages of counter 12 is obviated, whereby power 
requirements of the counter circuit are reduced. 
It is desirable to apply and remove power to the sec- 
tions of the processor gradually, rather than suddenly, to 
minimize transient disturbances. To this end, capacitor 44 
30 is connected in a Miller type circuit between the base and 
collector of switching transistor 41. Capacitor 47 is con- 
nected in series with the electrodes of diode 48, included 
for a purpose seen infra. In operation, capacitor 47 func- 
tions substantially as an integrating capacitor, whereby the 
35 steep leading and trailing edges of the voltage at the col- 
lector of transistor 42 is translated, at terminal 19, into a 
waveform that is substantially trapezoidal in shape. The 
sloping edges of the trapezoidal waveform derived at  ter- 
minal 19 are derived in the interval between switching 
40 transistor 41 from a cut off to a saturated condition and 
vice versa. Of course, during the time interval when tran- 
sistor 41 is saturated, substantially all of the voltage at 
terminal 16 is coupled to terminal 19 through the emitter 
collector path of transistor 41, without any substantial 
45 change in shape or amplitude. 
To derive a reset pulse, of relatively short duration and 
of sufficient current to drive each of the stages in counter 
12, PNP transistor 49 is connected so that its base emitter 
junction feeds current from the collector of transistor 41 
50 to capacitor 47 in response to the leading edge of the 
positive going voltage developed at the collector of tran- 
sistor 42. Diode 48 is connected in shunt with the base 
emitter junction of transistor 49 in such a manner that 
the transistor base emitter junction and the diode junction 
55 are connected with opposite forward directions of bias- 
ing. 
During the interval when a sudden transition occurs at 
the collector of transistor 42 in response to the positive 
going leading edge of the flip-flop stage 24 output voltage, 
60 current is supplied from terminal 16 through the emitter 
collector path of transistor 41 to the emitter base junction 
of transistor 49 and the electrodes of capacitor 47 to 
ground through the emitter-collecor path of transistor 42. 
In response to the charging current supplied by the base 
65 of transistor 49 to capacitor 47, the transistor is forward 
biased and feeds a substantial amount of current to “reset” 
lead 22. The amount of current supplied by the collector 
of transistor 49 to lead 22 during the stated interval is suf- 
ficiently great to drive each of the transistors in counter 
12 connected to lead 22 to a reset saturated state. In  
response to transistor 41 being driven to saturation, how- 
ever, charging of capacitor 4’7 discontinues, transistor 49 
is no longer forward biased and no current is supplied to 
lead 22 by transistor . Hence, the duration of the posi- 
75 tive current pulse on lead 22 is equal to the charging inter- 
val of capacitor 47. 
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The connection of capacitor 47 to the base of tran- applied to power switch 17 awing transistor 42, thereof 
sistor 49 prevents current from being supplied to lead 22 to be turned on. 
in response to the trailing edge of the power waveform In response to transistor 42 being activated to a con- 
coupled to terminal l9. Current is not coupled to terminal ducting state, capacitor 47 is charged by current flowing 
19 because transistor 49 is back-biased in response to the from the collector of transistor 41 via the base emitter 
flow of current from capacitor 47 to the collector of tran- junction of transistor 49. Current continues to flaw to 
sistor 41 during the negative going, trailing edge of the capacitor 47 until the emitter collector path of transistor 
power waveform applied to terminal 19 and relatively 41 is saturated, as indicated by the waveform of FIG. 4D. 
low forward bias impedance of diode 48, shunting the Once saturation of transistor 41 occurs, voltage coupled 
base emitter junction of transistor 49. between terminals 16 and 69 remains constant, as indi- 
As indicated supra, power is supplied to terminal 19 cated by flat portion 61 of the FIG. 4D waveform, 
from terminal 16 after stage 24 of flip-flop 26 has been During the interval while transistor 41 i 
activated from the positive to the zero voltage level. Main- from a cut off to a saturated condition, 
tahing transistor 41 conducting after the trailing edge Of forward biased in response to the a r ren t  
the waveform derived by stage 24 has occurred is ac- 15 its base emitter junction to the electrodes of capacitor 
complished with delay circuit 58, coupled between the out- 44, whereby substantial current is applied to the flip-flops 
put terminal of flip-flop stage 24 and the base emitter of counter 12 via lead 22, as indicated by the short dura- 
junction of transistor 42. tion pulse 62, FIG. 4F. It is noted that the slope and 
Delay circuit 51 includes a phase inverting, NPN tran- duration of pulse 62 are substantially identical with the 
sistor 52, connected in the common emitter mode, whereby 20 slope and duration of waveform segment 63 of the 
its emitter-collector path is supplied with power from ter- switched power applied to terminal 19. This relationship 
minal 16 through load resistor 53. The base emitter hnc- occurs since transistor 49 is rendered conducting only 
tion of transistor 52 responds to the positive and Zero Volt- while capacitor 47 is charging, and the capacitor charges 
age levels derived from flip-flop Stage 24 through i d a t -  only during the transition of transistor $1 between a cut 
ing resistor 54, whereby the Voltage at the collector of 25 off and saturated condition. 
transistor 52 is an amplified, inverted replica of the Out- In response to the pulse of FIG. 4F, flipflops 31 and 
put of flip-flop stage 24. The voltage at the collector Of 32 of counter 12 are reset to the zero state, to enable the 
transistor 52 is coupled through capacitor 55 to the come counter to provide an accurate indication of the number 
mon terminal Of diodes 56 and 57, the anode-cathode Paths of pulses in binary wave train 15. After the flip-flop stages 
of which are connected in shunt with the base emitter junc- 30 of counter 1% have been reset, a constant voltage is 
tion of transistor 42. applied by terminal 19 to the emitter collector paths of 
each of the transistors in counter 12. Counter 12 func- rived from the flip-flop Stage 24 drives transistor 52 Of 
delay cirmit 51 into saturation, whereby capacitor power input terminal 19 to count the number of pulses discharged through transistor 52 and diode $7. Diode 35 in wave train 15. 
In response to the second control pulse, FIG. 4A, 56 is back biased and therefore delay circuit 51 has 
effect on the drive to transistor 42 from Control Stag@ applied to flip-flop 26, the flipflop changes state, where- 
by rectangular waveforms of FIGS. 4B and 4C are through resistor 43 and forward biased diode 44. 
Delay circuit 51, however, responds to the negative derived from stages 24 and 25. The changes in voltage going, trailing edge of the waveform derived from flip- do generated by stages 24 and 25 have no effect on tran- 
flop stage 24 to introduce a substantial time delay be- sistor 42, and it continues to conduct in response to 
tween the occurrence of the negative going Output Of the current supplied to it by the voltage at terminal 16 
flip-flop stage 24 and switching of transistors 41 and 42. through diode 56, capacitor 55 and resistor 53. The 
The delay on the negative going, trailing edge Of the forward bias condition of transistor 42 is maintained 
output of flip-flop stage 24 OCCUrS because the at 45 during the interval between the occurrence of the second 
the collector of transistor 52 rises as the voltage at its pulse applied to fip-flop 27, FIG. 4A, and the beginning 
base decreases. The increased Voltage at the collector Of of the negative going portion 64 of the power waveform 
transistor 52 is cmpled through capacitor 55 and the switched through transistor 41 of switch 17, FIG. 4D. 
While transistor 41 within power switch 67 is activated anode-cathode path of diode 56 to the base of transistor 
42, whereby the emitter ocllector Path of 50 in the interval, AT, FIG. 4D, the corresponding power 
remains forward biased subsequent to the negative going switching transistor of p m e r  switch 18 is activated, 
transition in the output voltage Of -flipflop stage whereby power is supplied to counter 12 and buffer mem- 
Current continues to flow from the collector of transistor ory 13 simultaneously. Druing the period of simultaneous 
52 through capacitor diode 54 to the emitter base application of power to terminals 19 and 28 of counter 
junction of transistor for a substantial time Period 55 $2 and buffer memory 13, the states of flip-flop 31 and 
after transistor 52 has cut off by virtue of the rda- 32 are transferred to the input terminals of buffer flip- 
tively long time constant circuit defined by resistor 53 flops 36 and 37. Buffer flipflops 36 and 37, however, are 
and capacitor 55, as connected to the D.C. power supply at the same time activated so that the transistors on the 
at terminal 16. After capacitor 55 has been almost corn- right side of each are driven to the saturated condition 
pletely charged by the D.C. voltage at terminal 16 tran- 60 by reset pulse 65, FIG. 4G. The trailing edge of reset 
sister 4% is switched to a out off condition and the power Pulse 65 occurs prior to the beginning of trailing edge 
supplied to terminal 19 decreased, as controlled by 64 of the waveform of FIG. 4D, whereby power is 
capacitor 47. applied to both of counter 12 and buffer memory 83 
and sum- in a stable manner simultaneously and positive transfer 
65 of data between the two stages is accomplished. 
In the manner indicated, supra, for activation of power mary of the present invention, a cycle of operation will 
be considered by referring to the waveforms illustrated switch power M t c h  18 is supplied with rectangular 
by FIG. 4. control voltages by fip-flop stage 25, as indicated by 
As indicated by FIG. 4A, short duration control pulses FIG. power is d between terminal 16 and 
are applied to flip-flop 26 via lead 29 to define the OP- 70 power input termin buffer memory 13 through 
erating intervals of counter section 12 and buffer memory power switch 18 with a waveform as indicated by FIG. 
section 13. In response to the first control pulse on lead 4E. 
2'7, fip-flop 26 is activated, whereby a rectangular volt- In response to the third pulse coupled to flip-flop 26 
age, FIG. 4B, is derived from flip-flop section 24. The by lead 27, the flip-flop is returned to its initially described 
rectangular voltage derived from flip-flop section 24 is 75 condition, wherein a positive voltage is derived from stage 
The positive-going leading edge of the wave form de- 
is tions in a normal manner while power is supplied to its 
To provide a m ~ r e  complete 
24 while a zero voltage is oupled by stage 25 to the 
power switch 18. A new activation cycle 
begun with power being supplied only 
to counter 12, to the exclusion of bufFer memory 13. 
W i l e  I have described and illustrated one specific 
embodiment of my invention, it will be clear that varia- 
tions of the details of construction which are specifically 
illustrated and described my be made without departing 
from the true spirit and scope of the invention as d&ed 
in the appended claims. 
What is claimed is: 
1. A digital data processor comprising a plurality of 
separate data processing stages, a power supply for all 
of said stages, means for coupling power from said 
supply to one of said stages while decoupling at least 
another of said stages from said supply and for, at some 
other time, coupling power from said supply to said 
another stage while decoupling power from said supply 
to said one stage, said power coupling means further 
including means for coupling power from said supply 
to said one and another stages simultaneously, means 
for connecting said one and another stages together in 
data signal exchange relationship only while said one 
and another stages are simultaneously coupled to said 
supply, and wherein said data signals are only bi-level 
said stages including bi-stable input responsive means, 
and means for driving all of said bi-stable means of said 
one stage into a first predetermined state and said con- 
necting means activating selected ones of the bi-stable 
means of said one stage to a second state after the bi- 
stable means of said one stage have been driven to said 
first state. 
2. The data processor of claim 1 wherein said means 
for driving includes a source of reset pulses having trail- 
ing edges occurring while said one and another stages 
are simultaneously coupled to said supply. 
3. The data processor of claim 2 wherein said power 
coupling means for the one stage includes the emitter 
collector path of a first transistor means for selectively 
driving said path from a saturated to a cut-off condition. 
4. The data processor of claim 3 wherein said means 
for selectively driving includes the emitter collector path 
of a second transistor of opposite conductivity type from 
said first transistor, the emitter collector path of said 
second transistor being connected to the base of said 
first transistor to selectively provide low and high im- 
pedance paths to said first transistor base in response 
to control voltages from a bi-level source. 
5. The data processor of claim 4 further including 
means for driving the second tarns'istor emitter collec- 
tor path to a low impedance substantially simultaneously 
with the leading edge of transitions of said control 
voltage, and delay means for driving the second tran- 
sistor emitter collector path to a bigh impedance a 
predetermined time subsequent to the trailing edge of 
transitions of said control voltage, the power coupling 
means for said another stage being activated to connect 
said supply to said another stage substantially simul- 
taneously with the derivation of the trailing edge of 
transitions of said control voltage. 
6. The data processor of claim 5 wherein said delay 
means includes a third transistor of the same conduct- 
ivity type as said second transistor, means connecting 
the emitter collector path of said third transistor to said 
power supply, means for driving the emitter collector 
oath of said third transistor to the low and high im- 
pedance states in response to the leading and trailing 
edges, respectively, of said control voltage, a capacitor 
connected to the collector of sdd third transistor and 
charged by said supply, means for connecting said ca- 
pacitor in series with the emitter collector path of said 
third transistor to be discharged in response to the 
leading edge of said control voltage and for charging 
said capacitor through the emitter base junction of said 
second transistor in response to the trailing edge of 
7. The data processor of claim 6 wherein said ca- 
pacitor connecting means includes a pair of series con- 
nected diodes shunting the emitter base junction of said 
second transistor, said diodes being poled in the same 
15 direction and being connected so they are back biased 
while the base emitter junction of the second transistor 
is forward biased, said capacitor being connected to a 
tap between said diodes. 
18. The data processor of claim 7 further including 
20 another diode connected in series between said control 
voltage source and the base of said second transistor, 
said another diode and the base emitter junction of said 
second transistor being connected to be forward biased 
in response to the leading edge transition of said control 
9. The data processor of claim 4 wherein said reset 
pulse source includes a capacitor connected to the base 
and collector of said first transistor, said capacitor being 
charged and discharged by said supply in response to said 
30 first transistor being driven to cut-off and saturation, 
and means responsive to  said reset pulse source for de- 
riving said reset pulse in response to said capacitor hav- 
ing a charge transition only in response to said first 
transistor being driven to saturation. 
18. The data processor of claim 9 wherein said reset 
pulse deriving means includes a third transistor having 
its emitter and base connected in series circuit with 
one electrode of said capacitor and the collector of said 
first transistor, so that the emitter collector path of the 
40 third transistor is driven to a low impedance state only 
in response to said capacitor having a charge transition 
in response to said first transistor being driven to satura- 
tion. 
11. The data processor of claim 10 further including a 
diode shunting the emitter base junction of said third 
45 transistor, said diode being poled so that it is fonward 
biased while the emitter base junction of the third tran- 
sistor is back biased, whereby power is coupled to said 
stages by said supply with sloping edges. 
1o said control voltage. 
25 voltage. 
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